



DHA®

QJ/DHA 01.26-2012

LD4275

5V Low Drop Voltage Regulator IC

Description

The LD4275(TLE4275) is a monolithic integrated low-drop voltage regulator in a 5 pin TO-package. An input voltage up to 45 V is regulated to $V_{Q,nom} = 5.0$ V. The IC is able to drive loads up to 450 mA and is short-circuit proof. At over temperature the LD4275 is turned off by the incorporated temperature protection. A reset signal is generated for an output voltage $V_{Q,rt}$ of typ. 4.65 V. The delay time can be programmed by the external delay capacitor.

Features

- Output voltage 5 V \pm 2%
- Very low current consumption
- Power-on and undervoltage reset
- Reset low down to $V_Q = 1$ V
- Very low-drop voltage
- Short-circuit-proof
- Reverse polarity proof
- Suitable for use in automotive electronics
- ESD protection > 4 kV

Dimensioning Information on External Components

The input capacitor C_I is necessary for compensation of line influences. Using a resistor of approx. 1Ω in series with C_I , the oscillating of input inductivity and input capacitance can be damped. The output capacitor C_Q is necessary for the stability of the regulation circuit. Stability is guaranteed at values $C_Q \geq 22\ \mu F$ and an ESR of $\leq 5\Omega$ within the operating temperature range.

Circuit Description

The control amplifier compares a reference voltage to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over saturation of the power element. The IC also incorporates a number of internal circuits for protection against:

- Overload
- Over-temperature
- Reverse polarity




DHA®

JQ/DHA 01.26-2012


LD4275

Pin Description

Pin	Symbol	Function
1	I	Input ; block to ground directly at the IC by a ceramic capacitor.
2	RO	Reset Output ; open collector output
3	GND	Ground ; Pin 3 internally connected to heat sink
4	D	Reset Delay ; connect capacitor to GND for setting delay time
5	Q	Output ; block to ground with a $\geq 22 \mu\text{F}$ capacitor, ESR < 5 Ω at 10 kHz.




TO-263-5



TO-252-5

**DHA®**

QJ/DHA 01.26-2012

LD4275**Block Diagram**



DHA®

QJ/DHA 01.26-2012

LD4275

Electrical Characteristics $V_I = 13.5 \text{ V}$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ (unless otherwise specified)

Parameters	Test Conditions / Pins	Symbol	Min	Typ	Max	Unit
Output voltage	$5 \text{ mA} < I_Q < 400 \text{ mA}$ $6 \text{ V} < V_I < 28 \text{ V}$	V_Q	4.9	5.0	5.1	V
Output voltage	$5 \text{ mA} < I_Q < 200 \text{ mA}$ $6 \text{ V} < V_I < 40 \text{ V}$	V_Q	4.9	5.0	5.1	V
Output current limitation		I_Q	450	700		mA
Current consumption $I_q = I_I - I_Q$	$I_Q = 1 \text{ mA}; T_j = 25^\circ\text{C}$	I_q		150	200	μA
Current consumption $I_q = I_I - I_Q$	$I_Q = 1 \text{ mA}; T_j = 85^\circ\text{C}$	I_q		150	220	μA
Current consumption $I_q = I_I - I_Q$	$I_Q = 150 \text{ mA}$	I_q		5	10	μA
Current consumption $I_q = I_I - I_Q$	$I_Q = 400 \text{ mA}$	I_q		12	22	μA
Drop voltage ¹⁾	$I_Q = 300 \text{ mA}$ $V_{dr} = V_I - V_Q$	V_{dr}		250	500	mV
Load regulation	$I_Q = 5 \text{ mA}$ to 400 mA	ΔV_Q		15	30	mV
Line regulation	$\Delta V_I = 8 \text{ V}$ to 32 V $I_Q = 5 \text{ mA}$	ΔV_Q	-15	5	15	mV
Power supply ripple rejection	$f_r = 100 \text{ Hz}$; $V_r = 0.5 \text{ V}_{pp}$	PSRR		60		dB
Temperature output voltage drift		dV_Q/dT		0.5		mV/K
Reset switching threshold		$V_{Q,rt}$	4.5	4.65	4.8	V
Reset output low voltage	$R_{ext} \geq 5 \text{ k}\Omega$; $V_Q > 1 \text{ V}$	V_{ROL}		0.2	0.4	V
Reset output leakage current	$V_{ROH} = 5 \text{ V}$	I_{ROH}		0	10	μA
Reset charging current	$V_D = 1 \text{ V}$	$I_{D,c}$	3.0	5.5	9.0	μA
Upper timing threshold		V_{DU}	1.5	1.8	2.2	V
Lower timing threshold		V_{DRL}	0.2	0.4	0.7	V
Reset delay time	$C_D = 47 \text{ nF}$	tr_d	10	16	22	ms
Reset reaction time	$C_D = 47 \text{ nF}$	tr_r		0.5	2	μs



DHA®

QJ/DHA 01.26-2012

LD4275

Maximum Ratings

Symbol	Parameter	Limit Values		Test Condition
		Min	Max	
V _I	Input Voltage	-42V	45V	
I _I	Input Current	-	-	Internally limited
V _Q	Output Voltage	-10V	16V	
I _Q	Output Current	-	-	Internally limited
V _{RO}	Reset Output Voltage	-0.3V	25V	
I _{RO}	Reset Output Current	-5mA	5mA	
V _D	Reset Delay Voltage	-03V	7V	
P _D	Reset Delay Current	-2mA	2mA	
T _j	Junction temperature	-40°C	150°C	
T _{tsg}	Storage temperature	-50°C	150°C	

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

Application Diagram

